Introduction
The bandwidth performance of an optical receiver analog front-end (AFE) is limited by the total input capacitance of the transimpedance amplifier. The capacitance value of photodetectors is usually between 0.1 pF to 0.5 pF [1] [2] [3] [4] [5] [6] for 10 Gbit/s applications. In such case, large area passive inductor peaking techniques have been widely used to improve the bandwidth performance of transimpedance amplifier (TIA) or limiting amplifier (LA) [2] [3] [4] [5] [6] [7] . The inductor peaking technique can achieve high gain-bandwidth design but raise chip area and cost. To achieve a high-gain, wide-bandwidth, and area-efficient design of AFE, we used an active feedback impedance to provide an equivalent negative capacitor and a low input impedance to diminish the input capacitance so as to enhance the bandwidth performance. In addition, the two-stage TIA was properly designed to achieve high transimpedance gain and low noise performance. In the design, we directly coupled the TIA with the LA on the chip to eliminate the inter-stage matching network. To rigorously demonstrate the capability of capacitance immunization technology, two 0.4 pF n + p diode capacitors with test pads included have been integrated on this chip to act as the large C PD .
In the paper, we present a fully integrated 10 Gbit/s optical receiver AFE in a standard 0.35 μm 50 GHz f T SiGe BiCMOS technology with emphasis on the design of the TIA without using the conventional, area-consuming inductor peaking technique. Fig. 1 shows the function blocks of the proposed optical receiver AFE. The two-stage TIA converts and amplifies the single-ended current signal to pseudo-differential ended voltage signal. The LA consists of a chain of three-stage Cherry-Hopper gain cells that provide active inductors to enhance bandwidth, achieve high gain design, and deliver a certain output voltage swing to a logic level for data recovery. The differential active Miller capacitor circuits were used to replace the large off-chip capacitors that are needed in the auto-threshold control (ATC) circuit and the dc-offset cancellation (DOC) circuit [8] . The ATC circuit converts the pseudo-differential signal to truly-differential ended. Two 121 pF equivalent capacitors (C M1 ) are needed in this circuit block. The DOC circuit eliminates the dc-offset voltage due to the process variation. It needs two 216 pF equivalent capacitors (C M2 ). In this design, the whole circuit blocks are directly coupled on the chip and without using any off-chip device to avoid off-chip noise interference.
Architecture and Circuits Description
As shown in Fig. 1 , the first stage is a TIA with active feedback impedance to enhance the bandwidth performance. Due to the active feedback impedance, we obtain equivalent low input impedance and negative shunt to ground capacitance (C NEG ). The C NEG can strongly cancel the input capacitance (C PD ) of TIA. That is, the resultant equivalent low input impedance can be used to sustain large C PD . The analysis results of the diminished total input capacitance (C IN1 ) of 0.242 pF (~ 0.61C PD ) and the negative capacitance (C IN2 =C NEG ) of −0.157 pF are shown in Fig. 2 . The proposed capacitance immunization technique can enhance the −3 dB bandwidth by a factor of 1.64 without using large-area inductor peaking.
Measurement Results
Because the transimpedance gain of the optical receiver AFE is rather high, it becomes difficult to measure the frequency response. The post-layout simulated frequency response of the optical receiver AFE is shown in Fig. 3 . The transimpedance gain and the f H-3dB of the TIA, the LA, and the optical receiver AFE are (66 dBΩ, 7.1 GHz), (38dB, 8.6 GHz), and (104 dBΩ, 6.6GHz), respectively. The f L-3dB of the LA and the optical receiver is 54 KHz. The frequency responses show the capacitance immunization technique can provide high gain-bandwidth product with a 0.4 pF photodetector capacitance.
In the measurement, 2 31 −1 pseudorandom bit sequence (PRBS) pattern was used to measure the time domain response of the optical receiver AFE. Fig. 4 illustrates the measured eye diagram under 3 V supply. The eye diagrams were defined at a bit-error ratio (BER) of 10 −12 for a power level of −10 dBm. For 10 Gbit/s, the peak-to-peak jitter is about 28.28 ps and the differential output swing is 600 mV p-p . Fig. 5 shows the sensitivity performance of the optical receiver AFE with a photodetector whose C PD is 0.4 pF and whose responsivity is 0.9 A/W. For a BER less than 10 −12 , the measured sensitivity of the optical receiver AFE is −12.1 dBm for 10 Gbit/s, −14 dBm for 8.5 Gbit/s, and −14.8 dBm for 5 Gbit/s, respectively. Fig. 6 shows the die photo of the optical receiver AFE. The chip area is only 0.7 x 0.76 mm 2 with test pads. The power dissipation is 180 mW in which 42 mW is consumed by the output buffer to drive the 50 Ω instrument load.
Conclusion
This paper presents the implementation of a fully integrated optical receiver AFE in a standard 0.35 μm 50 GHz f T SiGe BiCMOS technology. The design uses a two-stage TIA with a capacitance immunization technique to achieve good gain-bandwidth performance. The area-efficient optical receiver AFE provides an excellent gain-bandwidth product per DC power figure-of-merit of 5811.3 GHz-Ω/mW, under a 0.4 pF input capacitance. Fig. 1 The optical receiver AFE architecture. 
